simulasi set reset flip

4
SIMULASI SET RESET FLIP-FLOP U1 NAND2 Q not U4 NAND2 S U2 NAND2 R Q CLOCK U3 NAND2 0ns 500ns 1000ns 1500ns 2000ns 2500ns 3000ns 3500ns 4000ns 4500ns SCHEMATIC1 CLOCK Signal 'U' Value SCHEMATIC1 Q Signal 'U' Value UU SCHEMATIC1 Qnot Signal 'U' Value UU SCHEMATIC1 R Signal 'U' Value SCHEMATIC1 Context S Signal 'U' Value

Upload: angga-wijaya-kusuma

Post on 02-Oct-2015

14 views

Category:

Documents


3 download

DESCRIPTION

simulasi srff

TRANSCRIPT

SIMULASI SET RESET FLIP-FLOP

SIMULASI MASTER-SLAVE JK FLIP-FLOP

SIMULASI PENGARUH PRESET DAN CLEAR

SIMULASI DELAY FLIP-FLOP